Reversible logic has received a great deal of attention from many researchers over recent years for its enormous potential for application in quantum computing and nanotechnology due to its ability to reduce power consumption, which is the main requirement in low power VLSI design. In this study, first, we have presented new reversible blocks. These circuits can be used for the design of a large and complex combinational circuit. Then, we presented optimised designs for the various reversible components: multiplexers, registers, and shift registers. We will put forward the design and evaluation of optimised reversible division hardware to submit an application of reversible logic design. The comparative results show that the proposed designs individually have less hardware complexity, garbage outputs, constant inputs, quantum cost and significantly better scalability than the existing works. We have presented some lower bounds on the cost-metrics for designing the reversible components of the divider circuit.
Introduction
In recent decades, reversible logic as a new-fangled technology is a promising and rising research area that reflects physical reversibility. Reversible logic is an important approach to reducing energy consumption and improving the design of low power VLSI and ULSI circuits. Power consumption is a significant issue in modern microprocessor design and a major challenge in digital system design (Landauer, 1961; Bennett, 1973) . Power dissipation is a significant alternative criterion during the VLSI process flow (Jovanović and Jevtić, 2012) .
Subsequently, after years of research in about 1960, Landauer pointed out that the erasure of one bit of information in an irreversible hardware computation, regardless of its implementation technique, necessarily dispatches K B Tln2 joules of energy. Irreversible logic operations must incur a fundamental minimum energy cost (Kaushik et al., 2005) . The advantages of reversible logic operations have two aspects: firstly, they do not lose (erase) information; secondly, they dissipate very less heat. The combinational logic circuits dissipate heat of K B Tln2 joules (Landauer, 1961) for each bit of information loss during computation, and the power required for a binary transition E-bit is given by the Shannon-von Neumann Landauer (SNL) expression (Landauer, 1961; Plenio and Vitelli, 2001) , as follows:
The author of Bennett (1973) showed that the amount of power dissipated in the form of heat, which is K B Tln2 Joules for each bit lost. Here, K B is the Boltzmann constant that is equal to 1.38 × 10 -23 joule/molecule K B , as well as, T is the absolute temperature of the environment, i.e., T = 273 + t, where t is in °C and T is in °K at which the operation is recoverable and T = 300 K refers to the minimum energy to process a bit (Plenio and Vitelli, 2001; Von Neumann and Burks, 1966) . At room temperature (25°C or 298.15°K), the dissipating heat of the environment is approximately 2.9 × 10-21 J (about: 0.017eV). This energy dissipation does not occur when the computation can be made reversible manner (e.g., Bennett, 1973) . To be precise, Bennett presented two conditions of reversibility, as follow:
• 1st condition: if a device can actually be run backwards then it is called physically reversible (Bennett, 1973; Plenio and Vitelli, 2001; Von Neumann and Burks, 1966; Ugarte and Metghalchi, 2005; Singla, 2012) . In fact, the second law of thermodynamics guarantees that it dissipates no heat (Ugarte and Metghalchi, 2005; Singla, 2012) . Although there are surely devices which, although being able to perform reversible computations, still dissipating heat. Also, until today, nobody was successful to come up with a physical implementation that significantly reduces energy consumption due to reversibility (Ugarte and Metghalchi, 2005; Singla, 2012) . However, it does not mean that there is no solution for this.
• 2nd condition: For any device to be reversible it must be able to produce a unique output vector from each input vector, and vice versa (e.g., Singla, 2012) .
According to Moore's law, the numbers of transistors will double every 18. In 1965, Gordon E. Moore showed that the numbers of transistors will roughly double every 18 month but more transistors is more accurate according to the prediction of Moore, and also the size grow smaller respectively, which is termed Moore's (1998) law. Shor (1997) proved that a quantum computer is capable of finding the factors of an n-bit number in time that is polynomial in n, while it is strictly for classical computers. A reversible logic circuit does not occur overlapped between the inputs vector and outputs vector, because reversible computing has theoretically zero internal energy dissipation (Landauer, 1961; Toffoli, 1980b) . Reversible computation can be carried out, assuming the network consists of reversible logic gates. Quantum logic gates are inherently reversible and quantum circuits are built based on reversible logic gates (Wille et al., 2010a) . Synthesis of reversible gates is comparatively more complex than conventional logic gates because, in a strictly reversible system, the fan-out of each signal is equal to one and also the feedbacks are not directly allowed, except in the sequential circuits, as well as fan-out allowed in molecular QCA (e.g., Thapliyal, 2011) . In the low power design era, reversible logic design has a wide diversity of applications for many emerging technologies to fields such as fault tolerant systems, DNA computing, bio-informatics, bio-molecular computations (Vieri, 1998) , quantum computation (Meng et al., 2009) , optical information processing (Knill et al., 2001) , NANO-computing (Merkle and Drexler, 1996) , quantum computers (Nielsen and Chuang, 2010) , ultra-low power CMOS design (Jovanović and Jevtić, 2012; Burr and Peterson, 1991) , power minimisation in modern VLSI circuits (Jovanović and Jevtić, 2012) , data path for DSP, FPGA, thermodynamic technology and quantum dot cellular automata (QCA) (Thapliyal, 2011; Vieri, 1998) .
Any quantum computer can be considered as a quantum network consisting of quantum logic gates or quantum circuits (Burr and Peterson, 1991) . The quantum networks cannot be directly achieved from their classical Boolean counterparts, which are inherently irreversible (Burr and Peterson, 1991) .
A parity preserving reversible logic gate can be defined as one in which input parity is matched with output parity. We have proposed several blocks with minimum cost based, on the new quantum implementation. The presented blocks are applied to the arithmetic and logical units as well as being useful in QCA design. The divider circuit is one of the processor computational units that have relatively difficult and slow operations.
Division is the highest latency operation in present arithmetic logic units and digital circuits. In this paper, we try to present efficient design in all the units of the reversible divider circuit, primarily optimising cost. Our proposed designs utilising the properties of the new reversible logic blocks are cost-effective, which results in the reduction of constant inputs, garbage outputs, quantum cost and the hardware complexity as compared to the designs based on existing reversible gates.
The remainder of this paper is organised as follows: In Section 2, initially we present brief generalities about reversible computing. Basic definitions, necessary background information and reversible design goals for synthesis and verification are reviewed. Related works and the existing designs are briefly summarised in this section. Section 3 is dedicated to the proposed designs. In this section, required components for design of the reversible divider circuit are described, as well as, novel designs using new reversible blocks are presented. Section 4 shows the performance analysis of the proposed designs for reversible components of divider circuit as well as implementing reversible division hardware circuit, which verifies the working of the presented design methodologies. In this section, evaluation results and comparison of the different reversible divider circuits with respect to different reversible circuit parameters are presented. Finally, this paper concludes Section 5 with a brief discussion about proposed designs and some directions for future research.
Motivation and background
Next, we present some basic definitions and features of reversible logic and an overview of reversible gates, which are relevant with this research work. The terminology related to the reversible logic synthesis is contained in relevant terms described as follow:
Reversible design goals
One of the most important characteristics of design goals in reversible logic is to reduce the impact of physical entropy, which is the nature of reversible circuit (Feynman, 1982; Thangaraj et al., 2010) . Due to the reversibility of the operation of quantum mechanics, quantum gates are inherently reversible (Wille et al., 2010b; Nayeem et al., 2009b; Barenco et al., 1995) . It is clear that reversible computing by dissipating much less power can recover lost information.
Synthesis of the reversible logic circuit is more complex than the conventional logic synthesis. It is not possible to synthesis of a reversible logic circuit in conventional logic ways because of the synthesis of reversible logic circuits differs from the combinational one in different methods (Kaushik et al., 2005; Thapliyal and Srinivas, 2005; Mosca, 2009) . The classical reversible gates cannot deal with superposition of states (QUBITS), but this problem does not exist in quantum logic gates. The reversible logic function is a permutation relationship that its truth table can be realised as a (2n × 2n) permutation matrix (Fazel et al., 2007) . In the synthesis of linear reversible logic circuits, the reduction problems in a row of (n × n) non-singular matrix could be improved significantly by using mathematical algorithms (Thangaraj et al., 2010) and pattern-matching tool techniques, for example 'Lu-decomposition' and 'Gaussian elimination' (Wille et al., 2012) . Furthermore, we required a quantum circuit to realise quantum algorithms and other protocols, like quantum key distribution protocols (Thomsen and Glück, 2008 ) and Grover's algorithm (Von Neumann and Burks, 1966) , which can exponentially speedup classical computation. These theoretical concepts can solve many problems in time complexities, which cannot be done by using classical computing. Motivated by theses algorithms in Vandersypen et al. (2001) , the design of such devices became an active research area. These algorithms and their recent prototypical realisations as well as designing such devices have opened up new areas for research. A circuit is reversible if its inputs and outputs are uniquely retrievable and are inter-connected without fan-out and feedback; for each input there is a different output (Haghparast and Navi, 2008a; Parhami, 2006) .
Optimisation parameters
Realising reversible logic circuits using reversible logic gates has some constraints. In a reversible gate or circuit, neither fan-out nor loop is permitted (Haghparast and Navi, 2008b; Parhami, 2006; Islam et al., 2009) , but is permitted in molecular QCA. The main constraints of designing reversible logic circuits are to optimise the cost metrics, which result in costly design. In this work, optimisation of some of these parameters for designing high performance reversible circuits, which are briefly summarised as follows (Bennett, 1973; Shamsujjoha et al., 2013) :
• minimise the number of garbage outputs
• minimise the number of constant inputs
• minimise the hardware complexity
• minimise the quantum cost.
For the general goals in this study, in order to have an efficient design these issues should be reduced accordingly, here are also included in references (Knill et al., 2001; Haghparast and Navi, 2011; Islam et al., 2009; Wille et al., 2010b; Feynman, 1986; Peres, 1985; Babu et al., 2004; Haghparast et al., 2009; Mohammadi et al., 2009; Barenco et al., 1995; Miller et al., 2011; Shamsujjoha et al., 2013) as follows:
• Garbage outputs: The number of primary outputs not used as inputs to other reversible logic gates or circuits is called garbage outputs (garbage bits). More formally, the garbage outputs denoted as the number of additional outputs added to make function reversibly, when outputs are not used in the synthesis of a function or further calculations (e.g., see Babu et al., 2004) .
• Constant inputs: Constant input is measured by counting the number of input lines that are kept fixed at either 0 or 1 in order to synthesise the given logical function. In other words, the number of inputs, which are to be maintained constant at either one or zero in designing reversible logic circuit, is referred to as ancilla input bits.
• Quantum cost: The quantum cost of a reversible logic gate is defined as the total number of 1 × 1 reversible gates (denoting NOT gates) and 2 × 2 reversible logic gates or elementary quantum gates Mohammadi et al., 2009 ). The total quantum cost of reversible logic gates can be calculated by counting the number of the NOT gates (NOT gate is a single Qubit that acts as inverted), the CNOT or the controlled NOT gate (the target quantum bit will be inverted if the single control Qubit is 1), and the controlled-V and controlled-V+ gates used in the circuit. The quantum cost of each 1 × 1 and 2 × 2 primitive gate is taken as a unit cost (e.g., Barenco et al., 1995) . The quantum cost of any 3 × 3 reversible logic gate can be computed by calculating its total cost when it is implemented from the smaller 1 × 1 and 2 × 2 reversible logic gates.
• Hardware complexity: Another significant criterion in implementing a reversible logic circuit is to make less logical calculations. This refers to the total number of logical calculation (TC) in a circuit. The hardware complexity (HC) is determined by counting the number of EX-OR operations, number of AND operations and number of OR operations (Barenco et al., 1995; Miller et al., 2011; Shamsujjoha et al., 2013) .
As mentioned earlier, the critical path from the large circuit is often difficult (Shamsujjoha et al., 2013) . Means the number of basic operations (EX-OR, AND, NOT, etc.) required to realise the logic circuit is referred as the hardware complexity of the circuit; e.g., earlier studies (Shamsujjoha et al., 2013) .
To compute the hardware complexity of the reversible circuits; assuming: α no. of two input EX-OR gate operations β no. of two input AND gate operations δ no. of NOT gate operations T total logical operations.
Let, the total logical calculation T be given as the sum of AND, EX-OR and NOT calculations. Actually, a constant complexity is assumed for each basic operation of the circuit. The 'α' coefficient is also greater than the other two parameters to compute the total logical calculation.
Reversible logic block
Let the input vector be I v and the output vector be O v , so that a k-input, k-output reversible logic circuit (denoted as a k × k data stripe block) can be represented using two vectors as follows, 
Fundamental reversible logic gates
A quantum computer can be viewed as a family of quantum networks consisting of quantum gates, each gate performing an elementary unitary operation on one-state, two-state or more quantum systems called qubits. Next, we review the elementary reversible and quantum logic gates that were used in past work for constructing reversible divider circuits.
• The NOT gate: There exists only one 1 × 1 reversible gate, named the NOT gate, which is the simplest, a 1 × 1 gate (e.g., Ravish Aradhya, 2011). The NOT gate is a conventional gate and also called an inverter (A → A′), as shown in Figure 2 . • The CNOT gate: The Feynman (1986) gate is the most commonly used 2 × 2 reversible gate structure, called the controlled-not gate. If the input A be zero then the output Q follows the input B and if the input A is one then the input B will be flipped at the output, which is named the controlled-NOT (1-CNOT). The Feynman gate, also called quantum XOR, due to its considerable popularity in the field of quantum computation (Feynman, 1986; Christina et al., 2010) , has the symbol depicted in Figure 3 . • The controlled-V and controlled-V+ gates: Any reversible logic gate can be realised using the 1x1 NOT gate and 2 × 2 reversible gates such as controlled-V, controlled-V+ and the Feynman gate, where the gate is also known as the controlled NOT (CNOT) gate. The controlled-V denotes the square root of NOT gate and controlled-V+ refers to the Hermitian matrix of the CNOT gate. The controlled-V and the controlled-V+, are two types of the square-root-NOT gates. The controlled-V is the square root of NOT (SRN) and controlled-V+ stands for the Hermitian of SRN (Hung et al., 2004) . Using the quantum gates, operations on the qubits as a matrix multiplication are performed. In these gates, when the selected input line is zero, the other input will be propagated to the output. When both of these gates are activated, they will work as inverter. If one of these gates is activated, it will work as identity (Smolin and DiVincenzo, 1996) . The quantum equivalent circuit of the fourth gate (V gate) and the fifth gate (V+ gate) with their quantum costs are shown in Figure 4 (Hung et al., 2004; Kaye et al., 2006) .
The properties of V and V+ quantum gates are expressed in equations (2), (3) and (4), as follows Mohammadi et al., 2009; Barenco et al., 1995) :
V V NOT * = (4) The unitary operation of the controlled-V and the controlled-V+ gates can be expressed in equation (5), (6) and (7), as included in the references (Barenco et al., 1995; Smolin and DiVincenzo, 1996) . We have: 
Source: Related to Morrison (2012) and Morrison et al. (2012) The quantum cost of a reversible logic gate can be calculated by counting the number of the 2 × 2 reversible logic gates such as controlled-NOT, controlled-V and controlled-V+ gates (Dastan and Haghparast, 2012; Islam et al., 2009; Kaye et al., 2006; Morrison et al., 2012) . This means that any reversible gate is optimised by using 1 × 1 and 2 × 2 reversible logic gates. The quantum realisations of all integrated qubit gates (Smolin and DiVincenzo, 1996; Morrison, 2012; Morrison et al., 2012) are also given in Figure 5 . In this case, the quantum costs of these structures are one ( Figure 5 ).
Basic reversible logic gates
• The existing 3 × 3 reversible logic gates: There are some well-known reversible gates in the existing literature. Amongst them, the 3 × 3 TG (e.g., Toffoli, 1980a) , the 3 × 3 PG gate (e.g., Peres, 1985) , the 3 × 3 TR gate (Thapliyal and Ranganathan, 2009 ) and the 3 × 3 TS-3 gate (Thapliyal et al., 2006) are some gates, which have been used in the majority of studies. The quantum implementation, schematics and their specifications used for each of these gates are shown in Figure 6 .
• The existing 4 × 4 reversible logic gates: Some of the 4 × 4 reversible gates are encountered in the literature. The HNG (Haghparast and Navi, 2008a) , the MTSG (Biswas et al., 2008) and the HNFG (Haghparast and Navi, 2008b) , gates are among them. The block diagrams, hardware complexity, quantum implementation and their quantum cost, are given as Figure 7 .
Parity preserving reversible logic gates
A reversible logic gate is a parity preserving logic gate, if the EX-OR of all the inputs is equal to the EX-OR of the all the outputs, it will be parity preserving (Parhami, 2006; Islam and Begum, 2010 ).
• The existing 3 × 3 parity preserving reversible logic gates: Several parity preserving reversible gates have been presented in the literature. The most studied reversible parity preserving gates are the Feynman double gate (F2G), the new fault tolerant gates (NFT), and the Fredkin gate (FRG), etc., (Parhami, 2006; Haghparast and Navi, 2008a; Peres, 1985; Fredkin and Toffoli, 1982) . Figure 6 lists the symbols, quantum representation and their specifications for some of the parity preserving 3 × 3 reversible logic gates.
• Base case: It is to be noted that the Fredkin gate is a controlled swap gate that maps three-inputs onto three-outputs. The behaviour of the swap gate is written as {(x, y) → (y, x)}, which maps two-inputs onto two-outputs. For the Fredkin gate, the behaviour is written in the form (z, x, y) → (z, y, z) when z = 1. The basic FRG gate can be implemented using a controlled-V gate, two integrated qubit gates and two Feynman gates. It produces two outputs, which are used as a multiplexed output of the two data inputs, according to the control signal input.
Division approaches
In this section, the three different division principles in computer architecture are briefly introduced. Essentially, the parameters of the division operation are dividend (M) and divisor (A) as an input, and the quotient (K) and remainder of (B) as output, so that we can write the dividend equation as:
Three general patterns exist in the divider mechanism for an unsigned integer. General division is based on three concepts, which are described as follows:
Comparison algorithm
In this way, division can be done by subtraction-compare and shift, so that, in the i th stage, divisor shifts i-bit to the right (e.g., Parhami, 2009 ). Then we compare the divisor of (2 i * A) if it is smaller than the partial remainder (B i ), then the next bit of the quotient is equal to one and in the other case it is equal to zero (e.g., Hayes, 1998) . The partial remainder of the next stage is introduced as a formula (8). This equation can be defined in the following way:
On the other hand, instead of a shift to the right of the divisor, the partial remainder can be left shifted, then the divisor subtracted with its (Xia and Qiu, 2008) . Now, there is another form of equation (9) expressed by equation (10) (Nayeem et al., 2009a; Hayes, 1998) . Therefore, in order to implement the partial remainder of the next stage on the basis of (9), we have:
Restoring algorithm
In the restoring method, comparison is done by subtraction and the equation (B i+1 = 2B i -A) for each stage that is satisfied (Parhami, 2009; Hayes, 1998) . If the result of subtraction becomes negative the quotient formed at the i th stage will be zero. In order to restore the partial remainder, the initial value of divisor 'A' should be added again, so that we can define this formal relation (Nayeem et al., 2009a) as follow by:
Non-restoring algorithm
In this method, after a shift-left operation, the restoring operation can be implemented as (B i+1 = 2B i + A), so that the operations of addition, subtraction and restoring can be performed as (B i = B i + A) and (B i+1 = 2B i -A) (Hayes, 1998; Nayeem et al., 2009a) . In this case, if the quotient is one, the first is that the partial remainder will be calculated, and if it is equal to zero, then an adder operation with the remainder will be done, instead of restoring the remainder (Hayes, 1998; Parhami, 2009; Nayeem et al., 2009a) . 
Related works
To the best of our knowledge, hitherto only three reversible divider circuits have been suggested in previous research, as they are now referred to Haghparast (2011, 2012) , and Nayeem et al. (2009a) . A first design methodology for construction of the reversible division hardware was proposed in Nayeem et al. (2009a) . Its design is the first of its kind in the literature to the best of the knowledge of the authors. Dastan and Haghparast (2011) proposed a parity preserving reversible divider circuit. More recently, the authors also proposed the design of a reversible signed divider circuit with an overflow checking capability, as this referred to Dastan and Haghparast (2012) . In this article, we try to present more efficient designs in all the units of the reversible divider circuit, primarily optimising the cost-metrics. Most attempts at reversible logic design concentrate on reversible adder, subs tractor and multiplier designs. In contrast, a few attempts were made at a reversible divider circuit design. As mentioned in Haghparast (2011, 2012) , and Nayeem et al. (2009a) , the authors proposed a design for a reversible divider circuit, which is primarily optimised for the number of gates, constant inputs, garbage outputs and quantum cost. We briefly explore each of the three circuits in more detail and discuss their properties. The first is an n-bit reversible division hardware, based on a non-restoring algorithm for positive integers, which was suggested in Nayeem et al. (2009a) . It contains reversible components such as twoinput reversible multiplexer [(n)-bit and (n + 1)-bit], (n)-bit reversible register, (n)-bit and (n + 2)-bit reversible PIPO left shift register and a (n + 1)-bit reversible parallel adder. In addition, it includes (3n + 3) Feynman gate, n MSTG gate, one TS-3 gate and one Peres gate. This is the first of its kind in the literature to the best of the knowledge of the authors. This circuit can be realised with 18n + 17 gates, 61n + 50 quantum cost and 11n + 18 garbage outputs, which are reported with respect to this reference. The second existing reversible divider circuit (Dastan and Haghparast, 2011 ) that has a parity preservation feature was presented for the first time. Dastan and Haghparast (2011) proposed the design of a fault tolerant reversible divider circuit using parity preserving reversible logic gates. In the circuit the components are have the property of being parity preserving. Another feature of these components is identical to the first existing design. A design of this circuit based on the second approach was presented. In this approach, instead of a (n + 2)-bit parity preserving reversible PIPO left shift register, a divider circuit with an (n + 1) bit parity preserving reversible PIPO left shift register, one D-latch to store S 1 and one FRG gate as two-input 1-bit MUX, was designed. It has 12n + 16 garbage output, 11n + 12 garbage output with quantum cost of 75n + 53. Alternatively, the third existing reversible division circuit was presented by Dastan and Haghparast (2012) . It is a signed division circuit with an overflow checking capability. Reversible components of it are the similar to the first existing design. The quantum cost of this circuit is 106n-2. It has 19n + 9 constant inputs and produces 20n + 21 garbage outputs. Designing specific components of a reversible divider circuit, such as multiplexers and D-latches, have been presented in the existing designs. We noted that in the existing designs, the authors have not calculated the hardware complexity and number of gates. Therefore, we have calculated these ourselves, which is reported in the evaluation section of this paper. Some of these reports are proprietary and are not available in the literature.
Proposed designs
Recently, researchers have presented implementations of various circuits in the reversible computing domain. Among them, reversible multiplexers, registers, shift registers and parallel adders are fundamental building blocks in many computational units. In this paper, we have implemented reversible components of a divider circuit using reversible logic blocks.
New proposed reversible logic blocks
In this paper, we have proposed four new reversible logic blocks, which can be used to design components of a reversible divider circuit.
New 3 × 3 reversible logic blocks
In this section, we propose two new 3 × 3 reversible blocks that are called BHA and BHB. Here, we explain the specifications of the inputs-outputs circuit and truth table of these blocks.
New proposed reversible block, BHA
We present a new 3 × 3 reversible logic block, BHA. The BHA block produces the logical calculations; P = A, Q AB A C , R A B AC.
The block diagram of the circuit is depicted in Figure 8 (a). The quantum cost of the BHA block is 4. The hardware complexity is 2α + 4β + 3δ. Figure 9 shows the proposed reversible block. This circuit, named BHB, is 3 × 3 reversible block. The block diagram of the block is shown in Figure 9 (a). Let I v and O v be the input and output vectors of a BHB structure respectively, shown in Figure 9 , where Its corresponding truth table is  given in Table 2 . The reversibility nature of the proposed BHB block can be verified from this table. It will have a quantum cost of five and the hardware complexity of the block is 4α + 2β + 2δ. Quantum realisation of the presented BHB block has been shown is Figure 9 (b). The BHB block is implemented from two controlled-V gate, one controlled-V+ gate and three CNOT gates. On the other hand, the quantum realisation is based on the Peres gate, resulting in a quantum cost of 5, which means it can be realised with three gates: two CNOT gates cascading by a single Peres gate. 
New proposed reversible block, BHB
I v = (A, B, C), O v = (P = A ⊕ B, Q = A ⊕ C, R(A B) C A B). ′ ′ ⊕ ⊕B A C ) B A ( R ′ ⊕ ′ ⊕ = C A Q ⊕ = B A P ⊕ = (a) (b)
New 4 × 4 reversible logic blocks
In this section, two new 4 × 4 reversible blocks, namely BHC and BHD blocks are presented. These blocks can be used to design sequential circuits.
New proposed reversible block, BHC
In this subsection, we are proposing a new 4 × 4 reversible logic block, which is especially designed for the reversible sequential circuits with minimum cost. The block is named BHC. It has a quantum cost of five and the hardware complexity of the block is 4α + 6β + 4δ. This block is a one-through 4×4 reversible logic circuit. The output states of the BHC block map to the inputs vector in this manner: Figure 10 (a) and Figure 10 (b) show the graphical representation and its quantum realisation. The truth table of the proposed block is as shown in Table 3 . Quantum implementation of the BHC block is based on the TR gate. 
New proposed reversible block, BHD
Here, the design of a novel 4 × 4 reversible logic block, namely BHD, is presented, that can be efficiently used to design reversible sequential circuits with low quantum cost. Let I v and O v be the input and output vectors of BHD block respectively shown in Figure 11 (a), where P A , Q A B C, R A B AC,S A B AC D.
The quantum representation of the BHD block is shown in Figure 11 (b) and its quantum cost is five. The hardware complexity of it is 5α + 4β + 3δ. The truth table of the proposed block is shown in Table 4 . This block is namely 1-through 4 × 4 circuit. 
Designing components required for reversible divider circuit used by the proposed reversible blocks
In this section at the beginning, we explain the structure and function of the reversible components. To this end, we propose new circuit structures for each of basic blocks in divider circuit, which are efficient circuit components. These units have been designed using new reversible logic blocks. The proposed reversible divider circuit consists of these components, which are described in the following sections.
Proposed reversible MUX
Here, we present a reversible two-input n-bit multiplexer. Figure 12 shows the proposed design of an n-bit reversible multiplexer which can be realised using n BHA blocks, produces n garbage outputs and the quantum cost is 4n. The input A is as selector line. This reversible multiplexer has one select line, named S, with two inputs: (A 1 , A 2 , …, A n-1 , A n ), (B 1 , B 2 , …, B n-1 , B n ). If the select line is equal to be zero, the multiplexer output ( 
Proposed reversible register
In this subsection, we present the n-bit reversible D-latch that is depicted in Figure 13 . This design requires n BHC blocks, which produces (n + 1) garbage outputs and has a quantum of 5n.
Figure 13
The proposed an (n)-bit reversible register
Design of proposed reversible PIPO left shift register
We are proposing a modified design of the reversible PIPO-left-shift register. The values at the control select lines (SH and E) determine that the operation be carried out based on function entries, as shown in Table 5 . During every clock signal, the left-shift is done when E, SH is low, but if SH is low and E is high, input bits and after loading it appears as parallel in the outputs (Nayeem et al., 2009a) at one cycle. Only if SH is high, are operations not performed and by repeating the output to the input, the current value of reversible PIPO-left-shift register will be maintained. Functionality of the PIPO left-shift register was presented in (Nayeem et al., 2009a (Nayeem et al., , 2009b and is shown in Table 5 . 
Our proposed reversible circuit block for implementation of an objective function (12) can be seen in Figure 14 . It has two BHA block with a total quantum cost of '8'. . In this design, we used two BHA blocks, one BHC block and one F2G gate, with a total quantum cost of 15. Ultimately, we proposed an (n)-bit reversible PIPO left-shift register, that is illustrated in Figure 16 .
Reversible parallel adder unit
Figure 17 demonstrates a reversible (n + 1)-bit parallel adder circuit (Dastan and Haghparast, 2012) . This circuit can implement with HNG gates and a single TS-3 gate. It requires two EX-OR operations in the last bit position of the result because the implementation of this structure is ignored (Nayeem et al., 2009b) . Reversible parallel adder circuit using HNG gates was described in Navi (2008a, 2008b) . The HNG gate has a quantum cost of six and minimum hardware complexity.
Proposed reversible divider circuit
In this study, we have designed an optimised reversible divider circuit with respect to existing designs Haghparast, 2011, 2012; Nayeem et al., 2009a) . In the evaluation section, through experimental studies, we compare our proposed designs with their counterparts available in the literature, to illustrate our success in terms of quantum cost, number of constant inputs, number of garbage outputs and the hardware complexity. An extensive literature exists on reversible n-bit division hardware Haghparast, 2011, 2012; Nayeem et al., 2009a) different reversible circuits for dividers based on a non-restoring algorithm for positive integers have been presented. We have tried to explain the requirements for several components arise in relation to divider circuits. In this section, we propose an improved design for reversible division hardware based on a different structure that was suggested in Nayeem et al. (2009a) . Next, to design the proposed reversible divider, a different structure based on the second approach in Dastan and Haghparast (2011) is used. In Dastan and Haghparast (2011) , the second approach produces a divider circuit with lesser realisation cost, less constant inputs and least garbage outputs than the divider circuit produced by the first approach. Based on the second approach in Dastan and Haghparast (2011) , the division process is similar to the first approach, with the difference that, in the second approach, an (n + 1)-bit reversible PIPO-left shift register and one D-latch is used to maintain S 1 , instead of the reversible (n + 2)-bit PIPO-shift left register. An n-bit reversible division circuit has been broken in several parts.
According to the second approach in Dastan and Haghparast (2011) , the reversible divider circuit is composed of two reversible PIPO left-shift registers ((n)-bit and (n + 1)-bit); two reversible multiplexer circuits ((n)-bit, (n + 1)-bit); an n-bit reversible register that keeps divisor; a (n + 1)-bit reversible parallel adder; a single reversible D-latch to maintain S 1 instead of the reversible (n + 2)-bit PIPO shift left register; and some of the proposed reversible blocks. Source: Based on Dastan and Haghparast (2012) Following the division process (Nayeem et al., 2009a) , this can be stated that: in the beginning of the process, the value of S (selector) is zero, A(A n-1 , …, A 0 ) or a high input order half of the dividend (dividend has 2n bit), D(D n-1 , …, D 0 ) or dividend by low order half, V(V n-1 , …, V 0 ) or divisor (divisor has n bit), and control trigger unit (generated CT), is equal to '0'. At the end of the process, the quotient Q(Q n-1 , …, Q 0 ) is placed in a register and the remainder from input A(A n-1 , …, A 0 ) will be stored (Dastan and Haghparast, 2011; Nayeem et al., 2009a) . The details of the division process for components of the reversible divider circuit are described in the following: Here, we mainly discuss the operation of the divider circuit. Like the division process presented in Nayeem et al. (2009a) , during the clock cycle, if the multiplexer select input line is logical '0', then S = 0 the initial resultant of the 'A' (high-order-half of the dividend).
Furthermore, when E = 1 (the clock is high) and SH 2 = 0 can be entered to the PIPO left-shift register (S.A) and in the reversible n-bit MUX the initial resultant of the 'D' (low-order-half of the dividend), while E = 1 and SH 1 = 0, can be entered to the other left-shift register (D). The Control trigger unit produces two control input signals (CT 1 , CT 2 ). CT 1 and CT 2 are the outputs of the control unit that began at logic '0'. Hence, the select input control is changed to one, E will be changed to zero, and an PIPO-shift register operation is performed in the reversible shift register. The MSB bit of the (n)-bit left-shift register (D) will be loaded to the LSB bit of a reversible n-bit left-shift register (S.A). Also, resultant of So is entered to the D-latch (S 1 ). The BHC block can act as reversible D-latch. The D-latch output (S 1 ) becomes determined and complements the parallel adder operation. When S = 1, an addition operation will be required for restoring the final partial remainder. At the end of the n clock, a final remainder in the (n)-bit left-shift register (S.A) and a quotient in the n-bit left-shift register of the value 'D' will be saved. The control signal unit, the CT 1 , becomes '1' and the remainder, then the quotient will be stored in the PIPO-left-shift registers. The signal CT 2 is connected to the control input of the BHD block and when CT 2 is changed to one, the BHD block inserts two binary '0' to its outputs and thus a parallel adder operates an add operation and at the next clock cycle, the correct value of the remainder will be stored in 'A'. The BHD block can act as a MUX and a copy gate. This block can produce two identical outputs, which are entered to the parallel adder. After the clock, The MSB bit of the product will be loaded to the FG gate (as a NOT operation) and then its complement is shifted to the LSB bit of the n-bit left-shift register (D) as a MSB bit of the quotient. The BHB block produce S and can be performed an operation of 1 S .CT ′ so that SH 2 is a result of this function. In this type, we use a CCNOT gate to copy signal CT 1 . If, after the n clock cycles, resultant of 'S' being equal to one, the final remainder should be stored to correct the resultant of the remainder saved in the S.A left shift register. So signal E will be changed to one and the control signal unit changes the CT 2 to one and then logic 0 can be loaded into an input, the n-bit reversible parallel adder/subs tractor. In continuation of this trend, operation of (S.A + D) is carried out and then S goes to zero, as well as SH 2 (result of operation 1 S .CT ) ′ will be changed to '1'. Henceforth, in the next cycle, the correct resultant of the final remainder will be stored in 'A' (Nayeem et al., 2009) . A single BHB block can be used as the fan-out gate. The 1st input (S) is copied to the 2nd output. The signal CT 1 is connected to (n)-bit PIPO-left-shift register and the signal S is connected to one of the input terminals of the (n + 1)-bit parallel adder/subs tractor circuit. We get the AND operation of 1 (S , CT ) ′ at the 3rd output that is connected to the (n + 1)-bit shift register (denoted as input SH 2 ).
The proposed divider circuit is depicted in Figure 18 . This structure has one garbage output. It is considerably present in the literature, examples of which are included in references Haghparast, 2011, 2012; Nayeem et al., 2009a) . The numerical example of the proposed reversible divider circuit functionality is more commonly represented (Dastan and Haghparast, 2011) as shown in Figure 19 .
Evaluation results and performance analysis
This section presents the detailed overview of proposed designs and the cost metrics for an n-bit reversible divider circuit. All the presented architectures are evaluated in terms of technology independent implementations.
Evaluation of the proposed reversible blocks
This paper proposes an optimised design of the reversible divider circuit using new kinds of reversible circuit blocks, like BHA, BHB, BHC and BHD blocks. The presented blocks can be used in designing components of reversible arithmetic and logic circuits. These circuits can contribute significantly to the design of cost-effective reversible logic circuits such as multiplexers, decoders, adders and subtract circuits, comparators, sequential circuits as well as different sequential circuit designs. Using our proposed this block, the implementation of different Latches and flip-flops has been improved. The BHA and BHB blocks can be used for the implementation of JK-flip-flop. The most important aspect of the proposed BHC block is that it can be used solely as a reversible D-latch with minimum cost. The BHD block can also be used for the implementation of D-flip flop. The BHB block is useful for implementing binary logic circuits with the aim of realising QCA-based computing devices. The BHB block can reduce crossredundancy. In the design of a divider circuit, the AND operation of 1 (S , CT ), ′ which can be implemented using the BHB block, is connected to the SH 2 input. In this type, we use a Feynman gate for copying the signal CT 1 . In this design, the BHC block can act as a D-latch which has one constant input (denoted as the inputs that is kept at logic 1). The BHD block can produce two identical operations at the 3rd and 4th outputs, by giving logic CT 2 , output result D-latch (operation on S 1 ), '0' and '0' inputs respectively in 1st, 2nd, 3rd and 4th inputs. Two outputs of the BHD blocks are connected to the parallel adder. No extra gate is required to generate these outputs. The 4th design of divider circuit is very similar to the 3rd design. The BHD block produces a target operation at the 3rd output, by giving logic CT 2 . Output result D-latch and logic 0 inputs respectively into 1st, 2nd, 3rd inputs. A BHB block can be used as a fan-out gate to copy a signal. If the value of input C of the BHB block is fixed to binary '0' then two output logics (B), (A'B), are produced from a single BHB block. In the proposed divider design, a single BHB block is used to fan out the input A. This means that A single BHB block can produce the outputs of S and the operation of 1 (S .CT ) ′ by giving logic S, CT 1 , '0' inputs respectively in 1st, 2nd and 3rd inputs. Table 6 to Table 9 have given the characteristics of the presented blocks. Table 6 BHA block as a reversible logic block 
Evaluation of the proposed reversible MUX
There are varying existing reversible multiplexer gates in the literature. The proposed 3 × 3 reversible block, BHA, can work independently as a reversible multiplexer gate or block. The equation multiplexer using BHA block is acquired with the 3rd output. A multiplexer block can be implemented using a single BHA block, which has two garbage outputs. The quantum cost of the design is four.
Theorem 1: Let n be the number of bits; the two-input n-bit proposed reversible multiplexer producing n garbage outputs having a quantum cost of at least 4n, no constant inputs and 2α + 4β + 3δ hardware complexity provided that n = 1, where n is the selection bits in the MUX.
Proof 1: In the design of the 2-to-1 reversible multiplexer, a single BHA block is used to produce one garbage output having a quantum cost of four and no constant input. The BHA block has 2α + 4β + 3δ hardware complexity.
In this 2:1 Multiplexer, there are two primary inputs and one selector input. Among these three outputs, only one output is the primary output. A reversible two-input n-bit proposed reversible multiplexer can be realised with n BHA blocks, n garbage outputs, 4n quantum cost, no constant input and 2α + 4β + 3δ hardware complexity for n = 1. Let n be the number of data bits. Then, for a 2n-to-n MUX, there are 2n data inputs and one select input, such that the selector input of each MUXs is connected to another MUX gate. Therefore, to preserve the unique mapping of reversibility, there should be at least n primary outputs. The 2:1 MUXs will have {1 + 2 + ··· + (n + 1)} = n garbage outputs, and their quantum cost is 4 × n = n. Hence, there should be at least n ( )
= ∑ BHA blocks (BHA block as a 2-to-1 MUX) for 2n-to-n reversible MUX, which causes no constant input. It is reasonable to presume that (n = 1) the hardware complexity of the design is 2α + 4β + 3δ.
The design proposed in this paper uses a BHA block for realisation of an n-bit reversible multiplexer with two inputs. Our proposed two-input n-bit reversible MUX can be designed with an n reversible BHA block, which has a quantum cost of 4n and produces n garbage bits. The hardware complexity of our circuit is 2α + 4β + 3δ, provided that n = 1.
Next, we have calculated the hardware complexity of the existing circuits and also the values of their cost parameters are measured and reported. As suggested in (Nayeem et al., 2009b) , to implement a reversible two input n-bit MUX, n FRGs are used. This design produces n garbage outputs. It has a quantum cost of 5n and the hardware complexity for n = 1 is equal to 2α + 4β + 3δ. In Banerjee (2010) an n-bit reversible MUX with two-input was designed using 2n gates. It can be realised by n garbage outputs and 4n quantum cost. The hardware complexity of this design is 3α + 2β + δ provided that n = 1. In this manner, we can show that the cost of our design is better than the existing design presented in Nayeem et al. (2009b) . Our proposed design also is better than (e.g., Banerjee, 2010) , in term of the hardware complexity. We have already given the comparative work between our proposed circuit and existing designs (Nayeem et al., 2009b; Banerjee, 2010) in Table 10 individually. The comparison of our proposed 2n:n reversible multiplexer circuit to existing designs are detailed in Table 10 . A comparative study focusing on hardware complexity is given in this table.
Evaluation of the proposed reversible register
To design an n-bit reversible register we used n BHC blocks. Our design with these features can be applied to implement the proposed reversible divider circuit. There are three existing reversible n-bit registers in the literature (Haghparast and Navi, 2011; Nayeem et al., 2009a Nayeem et al., , 2009b Banerjee, 2010) . In this subsection, we have also calculated the hardware complexity for existing designs.
Lemma 1: A reversible design of n-bit register can implement with n constant inputs, (n + 1) garbage bits, total quantum cost of 5n.
Base case: If in addition, for simplicity, we presume that n = 1, we deduce that the hardware complexity of the proposed design is 4α + 6β + 4δ.
In the design of Nayeem et al. (2009b) , the reversible n-bit register requires n constant inputs, which produce n garbage outputs and a quantum cost of 6n. For n = 1, the hardware complexity is 3α + 4β + 2δ. As presented in (e.g., Banerjee, 2010) , the reversible n-bit register can be realised by n constant inputs, (n + 1) garbage outputs, 5n quantum cost. The hardware complexity of this design is 5α + 4β + 2δ, where n = 1. In Haghparast and Navi (2011) , an n-bit parity preserving reversible register was presented. It has a total quantum cost of 7n, with (n + 1) garbage outputs and n constant inputs. It can be realised by using the combination of n F2Gs and n FRGs. If we take the case n = 1 for simplicity, we see that the hardware complexity of this circuit is 4α + 4β + 2δ.
Theorem 2: An n-bit reversible register can be realised with n garbage, n constant inputs, and a minimum quantum cost of 5n, where n is the number of data bits and n ≥ 1, as well as having the hardware complexity of at least 4α + 6β + 4δ, provided that n = 1.
Proof 2: A one-bit register is constructed using one BHC block. It requires at least a single block, one constant input, 2 garbage outputs and quantum cost of 5. So, the statement holds for the base case i = 1 the hardware complexity is 4α + 6β + 4δ. Assume that, the statement holds for i = n an n-bit reversible register can be realised by using at least n BHC blocks ( )
n constant inputs and a 5n quantum cost. So the garbage outputs of the proposed work is (n + 1), which is derived from ((n -1) + 2). If it holds for (n-1), it must hold for the next stage as well, so it holds for n. Thus, we can state that our proposed design for the reversible n-bit register gives a better performance than the design of Nayeem et al. (2009b) , in terms of garbage outputs and total cost. The suggested circuit is more efficient than existing circuit (Haghparast and Navi, 2011) in terms of, garbage outputs and quantum cost. The presented design is better than (e.g., Banerjee, 2010) in term of hardware complexity. Table 11 represents the comparative study of the proposed design of an (n)-bit reversible register with other existing designs. A comparative study focusing on hardware complexity is given in Table 11 .
Evaluation of the proposed reversible PIPO left shift register
The presented design is a good choice for the design of a reversible PIPO left shift register. Our design is cost-effective and better than the existing counterparts.
Theorem 3: An n-bit reversible PIPO-left shift register requires at least (3n + 2) garbage outputs, 3n constant inputs, a 15n quantum cost and 10α + 14β + 10δ hardware complexity, provided that n = 1.
Proof 3: Let, b Basic cells are required to realise n-bit reversible PIPO left-shift register. each basic cell consists of two BHAs, one BHC and one F2G. The proposed reversible one-bit left-shift register can be realised with two BHA blocks, one BHC block and one F2G gate. The proposed n-bit reversible left shift register can be realised by using the combination of 2n BHAs, n BHCs and n F2Gs. The total quantum cost of BHA, BHC and F2G are 4, 5 and 2, respectively. Hence, the overall quantum cost of the design = the cost of 2n BHA blocks + cost of n BHC blocks + cost of n F2G gates = (8n + 5n + 2n) = 15n. Total garbage outputs from the proposed circuit become equal to the garbage outputs of (n-1) basic cells and last cell. On the other hand, the garbage output of this circuit depends on garbage outputs of every stage. The garbage output bits for i th to (i -1) th are equal to each other, where i = {0, 1, …, n}. The garbage output of i th (as last stage) is produced by spending 5 bits. So the total garbage outputs of the circuit is = garbage outputs produced from the (2n-2) BHA blocks + garbage outputs produced from the (n-1) BHC blocks + garbage outputs generated from the (n-1) F2G gates + garbage outputs generated from the last cell = ((2n-2) + (n-1) + (0) + (5)) = (3n + 2). For each cell of the presented circuit the total constant inputs of 3 is required, such that the BHC block has one constant input and the F2G gate requires two constant inputs. The constant input of n-bit reversible PIPO Left-Shift Register can be minimised to 3n. For this reason, our proposed n-bit reversible left-shift register circuit has 3n constant inputs. The hardware complexity of the BHA, BHC and F2G are 2α + 4β + 3δ, 4α + 6β + 4δ and 2α respectively. Each basic cell has two BHA blocks, a BHC block and a F2G gate. Thus, the total hardware complexity of the implemented reversible one bit shift register is = (2(2α + 4β + 3δ) + (4α + 6β + 4δ) + (2α)) = (10α + 14β + 10δ).
In case n = 1 the hardware complexity of the proposed reversible PIPO shift register is 10α + 14β + 10δ. The comparison of our proposed design to the existing designs in the literature, are summarised in Table 12 .
Evaluation of the proposed reversible parallel adder circuit
The HNG gate is utilised in the implementation of a reversible parallel adder circuit based on that proposed in (Haghparast and Navi, 2008b) . For implementing the parallel adder, using a basic structure (Haghparast and Navi, 2008b) allows the researcher to design an (n + 1)-bit parallel adder circuit. It includes n HNGs and one TS-3 gate. This design produces the number of (2n + 2) garbage outputs. The QC of this circuit is (6n + 2) and also requires n constant inputs. This structure has minimum cost and hardware complexity. The last bit position of this circuit requires computing two EX-OR, one TS-3 gate is used, with the assumption that no output carry out is produced (Nayeem et al., 2009b) . In Biswas et al. (2008) , an (n + 1)-bit parallel adder was designed by n MTSG gates and one TS-3 gate. The MTSG gate can work as a full adder. In Dastan and Haghparast (2011) , an (n + 1)-bit paritypreserving reversible parallel adder circuit was proposed with (6n + 2) gates but had a total quantum cost of (14n + 4) with (3n + 2) garbage outputs and 2n constant inputs. The number of 2n IGs and two F2G gates to realised the paritypreserving reversible parallel adder circuit in Dastan and Haghparast (2011) . Next, we have calculated the hardware complexity of the existing circuits, as follows:
The total logical calculation for MTSG, HNG and TS-3 gates is 6α + 2β, 5α + 2β and 2α, respectively. The hardware complexity of the parity preserving F2G and IG is 2α and 4α + 3β + δ, respectively. The hardware complexity of the existing circuit in Biswas et al. (2008) for the 2-bit parallel adder is 8α + 2β where n = 1. When n = 1, the hardware complexity of the existing design in Dastan and Haghparast (2011) for the two bit parallel adder is 8α + 4β + δ. The design in this paper is according to the concept of the FA circuit presented in Haghparast and Navi (2008b) . Accordingly, we can say that it is better than the closest existing designs (Dastan and Haghparast, 2011; Biswas et al., 2008) . The comparison made with a recent proposal in Biswas et al. (2008) are shown in Table 13 . A comparative study focusing on hardware complexity is given in this table.
Evaluation of the proposed reversible divider circuit
In this subsection, we have an analysis of the components of the reversible divider circuit. We can state that the reversible components used to design the divider circuit is optimised better than the others existing designs Haghparast, 2011, 2012; Nayeem et al., 2009a) .
Theorem 4:
The presented design of a reversible n-bit divider producing 11n + 15 garbage outputs, composed of 10n + 9 constant input, having a quantum cost of at least 52n + 38; where n is the number of data bits, such that n ≥ 1 and 65α + 74β + 52δ hardware complexity, provided that the statement holds for the base case n = 1.
Proof 4: Assume, in the design structure of an n-bit reversible divider circuit we have used the above components. We prove the above statement by using the technique described in proof of Theorems 1 to 4 and apply mathematical induction to explicit explanations for sequences. Overall, the cost metrics of the design is equal to the total cost of its components. Hence, the quantum cost of the circuit is 52n + 38, which is derived from (4n + (4n + 4) + 5n + 15n + (15n + 15) + (6n + 2) + (3n + 17)). It can be realised by at least (0 + 0 + n + 3n + (3n + 3) + n + (2n + 6)) = (10n + 9) constant inputs. Total garbage outputs from the proposed circuit is = garbage outputs generated from (n)-bit multiplexer + garbage outputs generated from (n + 1)-bit multiplexer + garbage outputs produced from (n)-bit register + garbage outputs produced from (n)-bit shift left register + garbage outputs produced from (n + 1)-bit shift left register + garbage outputs generated from (n + 1)-bit full adder + garbage outputs generated by the other gates/blocks = (n + (n + 1) + (n + 1) + (3n + 2) + (3n + 5) + (2n + 2) + 4) = (11n + 15). Suppose that the statement holds for the base case n = 1, thus the hardware complexity of the design is 65α + 74β + 52δ which is derived from ((2α + 4β + 3δ) + (4α + 8β + 6δ) + (4α + 6β + 4δ) + (10α + 14β + 10δ) + (20α + 28β + 20δ) + (7α + 2β) + (18α + 12β + 9δ)). By the way, the other gates/blocks (denoted as interface gates/blocks) generate at least 4 garbage outputs, consist of 2n + 6 constant inputs, and have a 3n + 17 quantum cost and 18α + 12β + 9δ hardware complexity. It should be noted that n is the set of positive integers, which is given as the number of bits.
Lemma 2: Assume, n be the number of data bits. The design of reversible divider can be realised with 26 garbage outputs, 19 constant inputs, 90 quantum cost and 65α + 74β + 52δ hardware complexity, providing n = 1.
• The evaluation results of the following components for the proposed design are listed below: 1 (n)-bit 2-input reversible MUX requiring (n) garbage outputs, (4n) quantum cost and having 2α + 4β + 3δ hardware complexity, where n = 1. 2 (n + 1)-bit 2-input reversible MUX can be realised with (n + 1) garbage outputs, (4n + 4) quantum cost and while n = 1 the hardware complexity is 4α + 8β + 6δ. 3 (n)-bit reversible register producing (n + 1) garbage outputs, with (5n) quantum cost, (n) constant inputs and having the hardware complexity of 4α + 6β + 4δ provided that n = 1. 4 (n)-bit reversible PIPO left-shift register can be realised using by (3n + 2) garbage outputs, (15n) quantum cost, (3n) constant inputs and the hardware complexity of the circuit is 10α + 14β + 10δ with the assumption that the statement holds for n = 1. 5 (n + 1)-bit reversible PIPO left-shift register requires at least (3n + 3) constant inputs, producing (3n + 5) garbage outputs, having quantum cost at least (15n + 15) and if the statement holds for n = 1 then the hardware complexity of the design is 20α + 28β + 20δ. 6 (n + 1)-bit reversible parallel adder requiring:
(2n + 2) garbage outputs, (6n + 2) quantum cost, (n) constant inputs and for n =1 the hardware complexity of its' is 7α + 2β. 7 The other gates/blocks (as the interface gates/blocks) include (3n + 5) gates/blocks ((3n + 2), FG gates to avoid fan-out and to invert or copy inputs, one BHB block for AND operation, one BHC block (refers to the D-latch gate) and a BHD block, which produced 4 garbage outputs, having (3n + 17) quantum cost and (2n + 6) constant inputs. In this Proposition, if it is assumed that n = 1, the hardware complexity is 18α + 12β + 9δ.
The characteristics of the presented circuit are given in Table 14 .
There are various existing reversible divider circuits in the literature. The reversible implementation of divider circuits were presented and verified in Haghparast (2011, 2012) , and Nayeem et al. (2009a) . Nayeem et al. (2009a) proposed the reversible implementations of division hardware that requires 18n + 18 reversible gates with 10n + 11 constant inputs, producing 11n + 18 garbage outputs having a total quantum cost of 61n + 50 and hardware complexity is 59α + 67β + 33δ. In (Dastan and Haghparast, 2011) proposed a novel parity preserving reversible divider circuit. This circuit would have a total of 19n + 22 gates, producing 12n + 20 garbage outputs which have 11n + 15 constant inputs with the quantum cost of 75n + 74 and the hardware complexity is 84α + 82β + 42δ. Dastan and Haghparast (2012) presented another design of a reversible signed divider with an overflow checking capability. The total number of garbage outputs of this circuit is 20n + 21 and so its realisation cost is 106n-2. The design requires 28n + 26 reversible gates and has 19n + 9 constant inputs. The hardware complexity of its implementation is 91α + 98β + 50δ. To the best of our knowledge, the first existing reversible division hardware was presented in Nayeem et al. (2009a) . With a careful review of literature, we can show that our designs are less costly in terms of the constant inputs contained, garbage outputs produced, quantum cost and hardware complexity needed than Haghparast, 2011, 2012; Nayeem et al., 2009a) designs. The number of gates and the hardware complexity of the existing ones are not reported or declared as 'unknown' in existing designs. Although the authors have not calculated the hardware complexity and number of gates in their designs, nevertheless, with respect to the authors of these articles, we have computed the realisation hardware complexity and number of gates for reversible divider circuits in Haghparast (2011, 2012) , and Nayeem et al. (2009b) , as described in this paper. We have proposed a novel structure of a reversible divider circuit in a low power VLSI design using novel reversible blocks. The design of a reversible divider circuit consists of several components where all the components are optimised. Table 15 provides the comparative study of different n-bit reversible divider circuits. This report presents how the performance of our proposed reversible divider circuit is more efficient compared to existing ones.
Lemma 3: Assume that n = 1, the proposed design for reversible one-bit divider circuit is more efficient in terms of hardware complexity, constant inputs, garbage output bits and quantum cost. Table 16 shows the specifications of the proposed reversible divider circuit if, as in base case n = 1, the performance analysis is between the proposed reversible divider circuit and all other existing designs. A comparison of different 1-bit reversible divider circuits is summarised in this table. This report evidenced that the propounded reversible one-bit divider circuit perform much better than their existing counterparts. Based on evaluation results and analysis, some proposed structures are made in the design to improve the efficiency.
Table 10
Comparison of cost metrics of different reversible 2-input n-bit multiplexers
Designs

Constant inputs Garbage outputs QC HC (for n = 1)
This work 0 n 4n 2α + 4α + 3δ
Existing in Banerjee (2010) 0 n 4n 3α + 2β + δ Existing in Nayeem et al. (2009b) 0 n 5n 2α + 4β + 2δ
Table 11
Comparison results of n-bit reversible registers
Designs
Constant inputs Garbage outputs QC HC (for n = 1)
This study n n 5n 4α + 6β + 4δ
Design in Banerjee (2010) n n 5n 5α + 4β + 2δ
Design in Nayeem et al. (2009b) n n + 1 6n 3α + 4β + 2δ
Design in Haghparast and Navi (2011) n n + 1 7n 4α + 4β + 2δ Other interface gates 3n + 17 4 2n + 6 18α + 12β + 9δ
Total value 52n + 38 11n + 15 10n + 9 65α + 74β + 52δ
Table 15
Comparison of different reversible n-bit divider circuits efficient approach for designing reversible divider circuit using the new reversible logic blocks. By and large, in implementing reversible division hardware, our main focus is in terms of quantum cost, garbage outputs, constant inputs and hardware complexity. It should be a promising step towards high speed and low power design and regularity in this era. Based on the evaluation results, particularly the performance characteristics of the proposed designs, recommendations are proposed for further improvements to the reversible circuits that would cause better performance and reliability. Appropriate methods and theorems are presented to clarify the suggested designs and to establish their efficiency. The proposed designs can be extended to any arithmetic unit and low power reversible multipliers and dividers. It points to the fact that the proposed circuits have the lesser garbage outputs, constant inputs, hardware complexity and they also have a minimum quantum cost to improve power dissipation than that of existing designs. The circuits in an energy efficient reversible logic design are cost effective when evaluated with respect to technology independent realisations. It establishes the fact that the reversible circuits and gates can be widely used to design low power VLSI design, quantum computers, large reversible systems and nanotechnology. In future work, we will describe the applications of the presented reversible universal blocks in QCA design.
